A nine-edge bistable circuit network displays two distinct memory patterns (“+” in c, “×” in d) under the same 12 V global drive; the right panels (e, f) track the drive history V₀ and the individual edge voltages ΔVᵢ, with binary labels marking the network state at each turning point